Abs0wct -The influence of the finite gain-bandwidth product of operational amplifiers on the performance of state-space SC circuits is summarized. A new method is then presented which eliminates the amplifier finite-gain effect completely. This makes it possible to use high-speed single-stage amplifiers with moderate gain values (e.g., as low as lOO), for precise high-Q filtering applications. In this way, it becomes feasible to design SC circuits for signal frequencies up to 1 MHz.
I. INTRODUCTION Ever since the introduction of active filtering techniques, their high-frequency performance was limited by the amplifier gain-bandwidth restrictions. Nevertheless, with the latest advances in integrated circuit design, active filtering in frequency ranges as high as 1 MHz has become feasible. In this way, a number of attractive new applications for active filter circuits has come within reach, such as video signal processing and IF filtering in communication systems. Using SC techniques, however, a number of deteriorating effects due to amplifier nonidealities, switch-on resistances, and stray power-supply coupling paths, still have to be eliminated, or at least reduced significantly, before a similar extension in frequency range can be expected.
To date, the most severe frequency restriction in SC networks is imposed by the amplifier nonidealities, especially by their finite gain-bandwidth product [l]-[4] . In this paper, we restrict ourselves to this common error source. First, we derive its influence on a network's frequency response. Then, we describe a technique which eliminates the deteriorating effects of the finite amplifier gain. Although, the amplifier high-frequency performance is thereby not directly improved, the proposed method permits the substitution of narrow-bandwidth high-gain multiple-stage amplifiers by simple wide-bandwidth single-stage amplifiers with moderate gain.
Since we assume high-precision applications, we shall consider only stray-insensitive SC networks, of which one of the most important building blocks is the discrete integrator [5] . We begin by examining this basic element in Section II. The results obtained are then extended to biquads and higher order ladder networks in Section III. In Section IV, we describe our new method of eliminating the influence of the finite amplifier gain in an SC integrator circuit. Finally, the proposed compensation technique is illustrated by two examples in Section V. It is shown to be extraordinarily effective.
II. THENONIDEALSC INTEGRATOR
The influence of the finite gain-bandwidth product of the opamp on the discrete integrator circuit (see Fig. 1 
Note that both EAo(w) and EB(w) can be written in the form of (lb). Since the errors induced by the finite bandwidth B are related to the amplifier small signal settling behavior, they depend also on the sampling instant of the integrator output signal (i.e., on the maximum time the amplifier is given to settle). The two corresponding error functions (for phases 1 and 2 at the output), are indicated by the subscripts 1 and 2, whereas the superscripts +, -refer to the noninverting and inverting integrator, respectively [4]:
where f, is the applied clock frequency and k is the integrator capacitor ratio. Note that these errors depend neither on the sign of the integrator nor on the output switching phase. In other words, they cannot be reduced by a proper switching scheme. In this context it should be mentioned that a decrease in the gain of the amplifier will increase the influence of the two parasitic capacitors lying at the negative input node of the amplifier (see dotted lines in Fig. 1 ). However, since their values are expected to be only a small percentage of the integrator feedback capacitance, the corresponding errors are typically more than an order of magnitude smaller than the terms given in (2b).
The errors induced by the finite bandwidth B decrease exponentially with increasing ratio B/f,. Therefore, we can define a characteristic quantity w.r.t. this critical ratio below which the errors are negligible. This can best be demonstrated by a numerical example. We assume an integrator capacitor ratio of k = 0.5 and a signal to clock frequency ratio of f/f, = 0.1. The obtained errors are shown in Table I .
In general, if B/f, > 4, these errors are negligibly small [4] . For smaller values of B/f, (in which case the errors are no longer negligible) predistortion w.r.t. B is not considered feasible, since these errors exhibit an extremely nonlinear characteristic. By reducing B/f, from 4 to 2, for example, the integrator errors increase by more than a factor of 65. By contrast, the errors due to the finite gain A, are far less critical (cf. (2b)). A gain drop from 1000 to 500, for instance, results only in a doubling of the integrator errors. In order to gain more insight into the effect of these errors on filter performance, we can compare the nonideal SC integrator with a lossy passive integrator realized by a dissipative reactive element (e.g., coil or capacitor). Let us consider a lossy inductor. It can readily be shown that its equivalent error function is given by [12] whereQ,(a)=$.
When comparing (3) with (lb), we note that the magnitude errors of the discrete integrator correspond to a tolerance AL of the passive element value, while the phase errors correspond to the inverse quality or dissipation factor l/Q,(w). Note that the negative phase error in (2a) represents a negative quality factor. Hence, when simulating a ladder structure with nonideal SC integrators, the finite amplifier bandwidth B results in Q enhancement. In high-Q filters, this can actually cause the system to oscillate. By contrast, the finite gain A, always results in a Q-decrease (positive sign of e,,(w) in (2b)); thus the network remains stable for all values of A,.
III. INFLUENCEOFTHENONIDEALINTEGRATORONTHE NETWORKFRJZQUENCYRESPONSE
The loop comprising two integrators with opposite sign is the basis for most state-space filter structures realized in SC form [5] , [ll] . A ladder network, for instance, simply consists of a chain of such basic loop cells. Provided the integrator capacitor ratios k' in an SC biquad or ladder circuit are roughly equal (which is a necessity for an optimal dynamic range), and assuming identical amplifiers (i.e. equal gain and bandwidth), the influence of the integrator-nonidealities can be approximately described by the average integrator magnitude and phase errors Ei and 8, respectively. Due to the assumed tracking of the integrator errors, and applying only first-order analysis, the network's poles and zeros undergo the following fractional changes [l]: fa,t~fo(l+=), 5i=~,o+iil, (average integr. magnitude error) 1 Qact=Q~~+~~,~~ e=e,o++B (average integr. phase error). (4) With regard to the network's amplitude response, the integrator magnitude errors El primarily result only in a slight amplitudeshift, since all (integrator) constants in the direct path between input and output have been changed by the amount %. In practice this small frequency independent amplitude shift has no significance. The modification of the network's frequencies according to (4) is also negligible, because all poles and zeros are affected in the same way. Thus the resulting effect is identical to a scaling of the frequency axis by the factor (1 + Ei).
The small influence of the integrator magnitude error i?r on the filter passband is a direct consequence of the low-amplitude sensitivity of a ladder network w.r.t. fractional changes of its element values [13] . Unfortunately, this does not apply to the integrator phase errors e as well (remember that phase errors correspond to errors in the equivalent dissipation factors of reactive elements as opposed to their values). They cause a distortion of the Q-factors, which, according to (i), increases with the product 8Qo. Since the network's pole-Q's vary with the corresponding pole frequencies, the resulting deviations of the amplitude response are frequency dependent. While in a low-Q circuit the influence of the Q errors remains small, and can, therefore, still be compensated for by a numerical predistortion (for given average amplifier parameters and integrator capacitor ratios), applying such a procedure is not feasible in a high-Q circuit. Consequently, in such a case, the integrator errors must be avoided by using extremely fast high-gain opamps.
Fortunately, the latest advances in (CMOS) integrated amplifier design are very promising in this respect [6] , [9] . But instead of optimizing both amplifier speed and gain, it is easier (and presumably less power consuming), to optimize only one of these characteristics, preferably the amplifier speed. In general, to achieve sufficient gain, a typical MOS amplifier contains two amplifying stages [7] . Due to the necessary phase compensation in such an architecture (pole-splitting), the bandwidth is limited to only a few megahertz.
In what follows, we propose the use of wide-band single-stage2 amplifiers with moderate gain. As we shall show, the latter can be compensated for by an additional unity-gain buffer. The method assumes single-stage amplifiers with gains as low as 100. It has been shown [6], [9] , that bandwidth, and with it slew rate of such 'Note that in a multiple input section, the effective capacitor ratio k is equal to the sum of all input capacitors divided by the amplifier feedback capacitor VI.
'Note that the typical load in a SC circuit is in the order of a few picofarads only. Hence, such an internal amplifier requires no extra output stage. amplifiers can be improved by more than an order of magnitude. How the deteriorating influence of the moderate gain on the SC integrator can be eliminated, is described in the following section.
IV. ELIMINATION OF THE INTEGRATOR FINITE-GAIN EFFECT
Throughout this section, we shall assume that the amplifier bandwidth is much larger than the clock frequency, i.e., that, at least, B/f, 2 4. As we have seen (e.g., Table I), settling time can then be ignored. The basic principle of our method was first briefly described in [8] . The method presented here is a modification of [8] . Among other things, we show that the compensation for the finite gain can be simplified considerably in that fewer amplifiers and capacitors are required. First, however, we shall describe in some detail the influence of the amplifier finite-gain on a typical SC integrator.
Consider the integrator circuit shown in Fig. 1 . Due to the finite gain, the differential input voltage of the amplifier is given by V, = -~o/Ao. Assuming an ideal 2-phase clock with 50-percentdutycycle(phase1: n<tgn+i;phase2: n+i<f<n+l) and applying the principle of charge conservation w.r.t. the amplifier input node, we obtain the following difference equations: 
The corresponding error functions have already been given in (2b). As pointed out in the preceding section, we are primarily interested in eliminating the phase error BA, of the integrator. The remaining magnitude error mA, will then be reduced in a second step.
.4.1. EIimination of the Integrator Phase Error BA, By considering (6), we note that the frequency dependence of the integrator error and consequently the integrator phase error (see (2b)) completely disappears, when the term k/A, is eliminated. The denominator polynomial in (6) is then equal to a gain dependent factor multiplied by the ideal denominator function of the discrete integrator, namely, (1 -z-l). The term k/A, can be eliminated either by adding the expression V,,(n) k/A, to the left-hand side of (5b) (method l), or by subtracting the term Vo2 (n + 1) k/A, from the right-hand side (method 2). The result- ing new transfer functions are Method 1:
Method 2 :
z-v2
These strictly mathematical manipulations can also be interpreted physically. We either add the charge V,,(n) kc/A, to the input capacitor kC during phase 1 (method l), or we force kC to discharge completely during phase 2 (method 2). The principle and the realization of the two methods are illustrated in Fig. 2(a) and Fig. 2(b) , respectively. In both cases, the integrator phase compensation is accomplished by a simple unity-gain buffer. While the first method can be applied to the inverting and noninverting integrator, method 2 works only in the noninverting case. With regard to the remaining integrator magnitude error, however, the second method (i.e., Fig. 2(b) ) is preferable and should therefore always be used in conjunction with the noninverting integrator.
Reducing the Remaining Magnitude Error mA,
When cascading an inverting and a noninverting integrator, which is typical for SC biquad and ladder structures, the remaining magnitude error can be reduced further by adding the differential input voltage of the inverting integrator stage to the input capacitor of the next stage (see Fig. 3(a) ). The resulting voltage drop over the second input capacitor is then equal to l&(1 + l/A,).
In this way, the magnitude error m of the inverting integrator is reduced by the amount l/A,, leaving a residual error which is equal to k/A,.
The reduction of the magnitude error of the noninverting integrator is slightly more complicated, since we cannot directly add the amplifier differential input voltage to the input capacitor of the following stage. But instead of adding a voltage to the next input stage, we can inject the corresponding charge to the following integrator via an additional input capacitor (see Fig. 3(b) ). If the newly introduced capacitor C, is equal to the already existing one (i.e., C), the magnitude error of the noninverting integrator is completely compensated. With regard to the overall magnitude error of the cascade, however, C, should be chosen somewhat larger, to compensate also for the remaining residual error of the inverting integrator, namely, k/A,. To obtain a complete error cancellation, the new capacitor C, must be equal to C(l+Ck), where C represents the original input capacitor of the integrator and C k stands for the sum of all capacitor ratios of the other stage (switched and unswitched inputs). In practice, the unity-gain buffers will not have a gain ua of exactly unity. However, 'this error has little influence. If we denote the gain error of the buffers by e,, (~a = 1-ue), the residual integrator magnitude-and phase errors are only a small fraction of the errors in (2b). When applying a first-order analysis, we obtain m,o(,)+-1+; 0 ( 1 6q)( a) = arctan 2 2 tan;T/2 [ 1 Provided A, > 100, a gain error co in the order of a few percent results in deviations which are guaranteed to be smaller than 0.1 percent.
As previously mentioned, the loop comprising an inverting and a noninverting integrator represents the basic building block for state-variable SC filter structures. Such a generic loop cell which has been completely magnitude and phase compensated, and its incorporation in a higher order ladder structure, is shown in Fig.  4 . The total cost of compensating this second-order cell is small, namely one unity-gain amplifier, 4 switches and one capacitor.
Provided the amplifier open-loop gain is greater than 1000 (which is feasible with a single-stage cascade amplifier), the additional capacitor C,, and with it the corresponding two switches, are not necessary. This is true even for high-precision filtering applications, as we shall see in the next section. This filter was realized with the well-known biquad structure given in [ll] . The complete circuit, including the gain-compensation network, is shown in Fig. 5 . In order to investigate the influence of the nonidealities of the two differential amplifiers, the network was built in the laboratory with discrete components. It was then measured for the following three cases: case A: Circuit without compensation. case B: Compensated without additional capacitor C,. case C: Completely compensated as shown in Fig. 5 . In addition, the network was also simulated and analyzed with the SC analysis program SCANAL [lo] .
In a first step, only the influence of the finite amplifier gain was investigated. To do so, the gain of the two differential amplifiers was artificially decreased to values ranging from 100 to 5000. The results obtained are shown in Table II . Fig. 6 shows the deviations of the frequency response in the vicinity of the pole frequency f, for different measurements of cases A and C. If the open-loop gain of the two differential amplifiers exceeds 1000, the compensation without capacitor C, is completely sufficient. For gain values as low as 100, however, C, must be used. But even for A, = 100, the frequency performance of the compensated network is superior to the uncompensated case with a gain of 5000! In a second step, the influence of the amplifier bandwidth was also taken into account. The frequency dependence of the amplifier gain was approximated by a single-pole low-pass model. The open-loop'gain of the two differential amplifiers in the laboratory breadboard network was reduced to 1000 and the unity-gain bandwidth was made variable in the range of 20-160 kHz. Thus the all-important ratio of amplifier bandwidth to clock frequency changed between 2 and 16. The additional unity-gain buffer for the compensation was assumed ideal.
The measured and simulated results are summarized in Table  III . Fig. 7 illustrates the deviations of the measured frequency responses in the vicinity of fp for cases A and C. Table III demonstrates clearly the nonlinear dependence of the errors w.r.t. the ratio of amplifier unity-gain bandwidth B to clock frequency f,. Although the compensated networks are less affected by the finite amplifier bandwidth than the uncompensated circuit, the errors also grow exponentially when B/f, becomes smaller than the threshhold value of 4. Therefore, in general, the frequency restriction stated in [4] (i.e., B/f, >, 4) should be applied to the compensated networks as well. This results in a passband with the edge frequencies 0.988f, and l.O12f,, and a ripple of 0.1 dB, where f. is equal to the filter midband frequency. The equal-minimum stopband is given by its lower and upper bounds of O.Slf, and l.lOfc, respectively, and a loss of 60 dB. The SC filter structure was derived from a doubly terminated LC-R ladder filter. The complete SC network, comprising three times the basic ladder cell in Fig. 4 , is depicted in Fig. 8 . The network performance was simulated with SCANAL. Since the influence of the amplifier bandwidth has already been demonstrated in the first example (and is similar in all state-space SC networks), we have investigated only the finite gain effect in this example. Fig. 9(a) displays the frequency response of the uncompensated filter for the two cases A, =lOOOO and A, = 500, respectively. The filter with amplifier gain 500 is considerably deteriorated by the integrator phase and magnitude error. Fig.  9(b) shows the filter passband in more detail. For A, > 500, the compensated circuit exhibits ideal performance (curve 1). The uncompensated network, however, suffers considerably from the finite gain effect (curves 2 and 3). Curve 4 shows the passband for an amplifier gain of 500, when the 3 compensation capacitors in Fig. 8 are omitted. In this case, the filter passband is only affected by a slight frequency shift of 0.2 percent. Finally, curve 5 displays the passband response of the completely compensated circuit for A, = 500 and with a buffer gain of only 0.95 (i.e., a 5-percent error in buffer-gain). Even in this case, the passband response deviates very little from the ideal curve.
VI. CONCLUSIONS
A simple but very effective method of eliminating the nonideal characteristics of integrators using finite-gain amplifiers has been presented. The proposed method can easily be applied to SC biquad-and ladder structures comprising integrators as the basic building blocks. Although, the high-frequency performance of the integrator still depends on the critical ratio of B/f,, the technique described will contribute towards a better high-frequency behavior of SC networks, since it allows the use of simple, but fast single-stage amplifiers with practically arbitrary gain values (A, 2 100). The price for this considerable improvement in circuit performance is a unity-gain buffer, 4 switches plus one additional capacitor per second-order stage. If the amplifier open-loop gain exceeds 1000, the compensation capacitor and with it the two corresponding switches can generally be omitted, since, in this case, the remaining integrator magnitude errors have a negligibly small influence on the circuit's frequency response (cf. Table II) .
It should be noted that due to the simpler design of the opamps in the circuit, total chip area and power consumption may actually decrease. Therefore, the proposed method, in conjunction with an advanced MOS process, should make it possible to obtain reliable moderate-power monolithic SC filters for signal frequencies as high as 1 MHz.
